20

25

Attorney Docket No.FUJ 00-01013RAM
Client/Matter No.80458.0007
Express Mail No. EL700671314US

PROCESS FOR PRODUCING HIGH QUALITY PZT FILMS FOR FERROELECTRIC MEMORY INTEGRATED CIRCUITS

FIELD OF THE INVENTION

The invention relates to the field of ferroelectric memory integrated circuit processing. In particular the invention relates to deposition and annealing process steps for forming the dielectric and electrode layers of ferroelectric capacitors in ferroelectric memory integrated circuits.

BACKGROUND OF THE INVENTION

Standard Dynamic Random Access Memory (DRAM) and
10 Static Random Access Memory (SRAM) devices are
considered volatile memory devices because data stored
therein is lost when power is lost. Nonvolatile
memory devices are those that can retain data despite
loss of power.

At present, there is a strong market for EEPROM (Electrically Erasable, Programmable Read Only Memory), and Flash EEPROM nonvolatile memory devices. These devices tend to be slow to write, often having write times on the order of milliseconds, while read times range generally between one nanosecond and one microsecond. The great difference between read and write times, together with the block-erase character of Flash EEPROM, complicates design of some systems. CMOS SRAM or DRAM with battery backup power for data retention can provide symmetrical, fast, read and write times in nonvolatile memory but is expensive,

\\\CS - 80458/7 - #41106 v2

requires presence of a battery, and limits system life requires presence of a battery, remissement equires eventual particle Random Access

It is known that Ferroelectric Random Access or requires eventual battery replacement. Memory (ERAM) is a nonvolatile memory technology Memory (FRAM) is a nonvolatile memory technology below technology below technology below technology technology below technology technology below technology technology technology technology below the memory technology tec naving potential tor potential read and write times per devices

FRAM nonvolatile memory devices

one microsecond. one microsecond. rxam nonvolatile memory devices

txam nonvolatile memory ferroelectric

(PZT) ferroelectric

transte

transte

based on Lead

transfer

tra pased on Lead Wirconium riltanate (PW) integrated with storage capacitors as memory and control logic are storage capacitors as memory and control logic are storage capacitors. cmos addressing; and control logic are Known in the art and are commercially available. known in the art and are commercially available. the form of PRT wherein some of this is a Lanthanum doped with tarthanum for nurrocce of the is a lanthanum are replaced with tarthanum. 15 a Lantnanum-doped rorm of this for purposes of that lantnanum, for purposes of that lantnanum, for purposes of the that lead is replaced with rollinger promise promise that the term par includes promise that the term par includes the term particles. Pacent the term to improve the formal and additionally be doped with strontium and par may additionally to formal additional additionally to formal additional additionally to formal additional additionally to formal additionally rai may additionally pe doped with strontlum and to improve its ferroelectric dielectric calcium to improve its Terroelectric storage capacitors having a storage capacitors having a storage capacitors having a patent the term Par includes PIAT. properties.

refroelectric storage capacitors naving a also

refroelectric storage capacitors naving a are also

refroelectric storage capacitors naving a are also

refroelectric storage capacitors naving a are also

refroelectric storage capacitors naving a serving are also

refroelectric storage capacitors naving are also

refroelectric storage capacitors naving a serving Strontlum the art.

Known in the art.

Known in Ferroelectric nielectric includes harm serroelectric nielectric includes harm service nielectric nielectric includes harm service nielectric nielectric includes harm service nielectric nielectric nielectric includes harm service nielectric niel known in the art. Dielectric includes both PZT and term Ferroelectric Tt is expected that FRAM devices having smaller device geometries and smaller ferroelectric will advice geometries and smaller ferroelectric will a device geometries and smaller ferroelectric storage for the ferroelectric storage for the ferroelectric storage ferroelectric sto device geometries and smaller retroelectric will offer coat capacitors than currently available devices will offer capacitors and storage density at lower coat capacitors. properties. capacitors than currently available devices will capacitors than storage density at lower greater speed and storage greater speed and storage density at lower cost. of formal devices requires production of formal such FRAM high quality formal such form producing uniform Production of storage production of storage production of ferroelectric storage ferroele SBT materials. Improved, integrated with CMOS addressing and control capacitors integrated with capacitors 20 It is known that some prior FRAM devices incorporate ferroelectric storage Lain in the ferroelectric storage Lain i Linculpulate Lelluelectric storage capacitors that this is known as degrade with repeated grame nrinr ERAM devices degrade with repeated grame fations tatique degradation.

tatique degradation.

tatique degradation.

tatique degradation.

tatique degradation.

thereh. devices some prior FRAM devices some prior FRAM devices fatigue degradation. Incorporate complex complicating the design of the complex complicating the high misting the high misting the design of the high misting the design of the high misting the design of the misting the design of the misting the design of the misting the design of the desi degradation, thereby complicating the design quality device. logic. 30 ///C5 - 8045817 - 443306 V2 35

ferroelectric storage capacitors may also permit production of FRAM devices that do not suffer from fatigue degradation without need of complex circuitry.

Ferroelectric storage capacitors of FRAM devices

have a bottom electrode interfacing with a
ferroelectric layer, often PZT or SBT, that serves as
the ferroelectric dielectric. The ferroelectric layer
is typically deposited on top of the bottom electrode,
and a top electrode is deposited on top of the

ferroelectric layer. Each layer is masked and etched
to define the size and location of each capacitor. A
passivation layer is formed over the resulting
capacitors. This layer is masked and etched to allow
connection of each capacitor to other components of

each memory cell and to other components, such as CMOS
addressing, selection, and control logic of the
integrated circuit.

A prior process for fabricating the ferroelectric dielectric of ferroelectric storage capacitors is

20 described in U.S. Patent 6,090,443, (the '443 patent) entitled "Multi-Layer approach for optimizing Ferroelectric Film Performance" and assigned to Ramtron International Corporation, Colorado Springs, Colorado, the disclosure of which is incorporated herein by reference. This process involves the following steps, including a two-step Rapid Thermal Anneal (RTA), all performed after deposition of a bottom electrode layer:

Sputter deposition of a metallic bottom electrode 30 layer.

Sputter deposition of a lead-rich PZT nucleation layer.

Sputter deposition of a bulk PZT layer.

Optional sputter deposition of a lead-rich PZT 35 cap layer. The PZT nucleation, bulk, and cap layers

can alternatively be deposited by a spin-on process, and are calcium and strontium doped.

Annealing the deposited PZT by RTA in argon atmosphere to form intermetallic phases at the bottom electrode interface at 625C for 90 seconds, RTA being performed by an AG Heatpulse 410 RTA unit.

Annealing the deposited PZT by RTA in oxyger atmosphere to crystallize the PZT at 750 C for 20 seconds.

10 Depositing a top electrode layer.

Furnace annealing the resulting structure prior to testing at 650C for one hour.

While the process of the '443 patent can produce PZT films improved over prior art, there was still room for improvement in PZT quality and process complexity.

SUMMARY OF THE INVENTION

The foregoing and other features, utilities and advantages of the invention will be apparent from the following more particular description of a preferred embodiment of the invention as illustrated in the accompanying drawings.

High quality PZT ferroelectric storage capacitors for ferroelectric memory devices are formed by a process of:

Deposition of a Platinum (Pt) bottom electrode layer on a partially-processed CMOS integrated circuit wafer.

Sputter deposition of a lead-rich PZT nucleation 30 layer.

Sputter deposition of a bulk PZT layer. The PZT nucleation and bulk layers can alternatively be

20

30

35

deposited by a spin-on process, and are lanthanum, calcium and strontium doped.

Alternatively, a single PZT layer may be deposited.

Annealing the deposited PZT by RTA in argon atmosphere to form perovskite phases at about 575C for about 90 seconds. An atmosphere of five percent Oxygen in Argon is used at atmospheric pressure. This step is a first PZT anneal.

Depositing a top electrode layer of Iridium Oxide (IrOx). This step must follow the first PZT anneal because otherwise the substantial shrinkage that occurs during first PZT anneal could disrupt the IrOx layer.

15 Annealing the deposited PZT and the top electrode layer together by RTA in argon-oxygen atmosphere to complete crystallization of the PZT at about 750 C for about 20 seconds. This is a second PZT anneal, and is performed in an environment of argon with some oxygen.

Photomasking and etching steps as known in the art to remove undesired portions of the top electrode layer, the recrystalized PZT, and the bottom electrode layer.

Depositing a passivation layer.

25 Photomasking and etching the passivation layer to permit connection of other circuit elements to the resulting ferroelectric storage capacitors.

It has been found that a top electrode layer, if deposited prior to the step of annealing the deposited PZT and the top electrode layer together by RTA to complete crystallization of the PZT, protects the PZT and encourages production of a high quality PZT layer.

It was, however, found that if the step of annealing the deposited PZT and the top electrode layer together by RTA is performed in a gas mixture

30

having a high partial pressure of oxygen, nodules formed on the top electrode layer. These nodules have potential to interfere with later processing steps, it is therefore preferable that their formation be prevented. It was found that if the step of annealing the deposited PZT and the top electrode layer together by RTA is performed in a gas mixture of about one percent oxygen in an otherwise inert atmosphere, such as argon gas, this nodule formation is inhibited.

Deposition of the top electrode layer prior to 10 second-stage anneal therefore helps produce highquality ferroelectric capacitors.

It has also been found that an alternative process wherein the step of annealing the deposited 15 PZT and the top electrode layer together by RTA is performed after photomasking and etching of the top electrode layer can also produce quality ferroelectric capacitors. Further, alternative processes wherein the step of annealing the deposited PZT and the top electrode layer together by RTA is further delayed until after the passivation layer is deposited and optionally masked, and etched, can also produce quality ferroelectric capacitors.

25 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross section of a ferroelectric capacitor on a CMOS circuit fabricated according to the present invention;

Figure 2 is a process flowchart, illustrating deposition of the top electrode layer between a first RTA anneal and a second RTA anneal, the second RTA anneal followed by etching of the PZT and a furnace recovery anneal;

57/K/

5

Figure 3 is a process flowchart illustrating an alternative process wherein the top electrode layer is deposited following a first RTA anneal, and a second RTA anneal is performed after etching of the PZT; and

Figure 4 is a process flowchart illustrating an alternative process wherein the top electrode layer is deposited following a first RTA anneal, and a second RTA anneal is performed after etching of the PZT and deposition of an encapsulation layer.

10 A3>

15

20

25

30

DETAILED DESCRIPTION

With reference to Figures 1 and 2, a ferroelectric capacitor is typically grown on top of a thermal oxide layer 100 of a partially-finished CMOS integrated circuit wafer. On this oxide layer is sputtered 200 a layer of Titanium from fifty to two hundred, preferably two hundred, angstroms thick. This titanium layer is oxidized at from 300 to 700 degrees C, with 700 degrees C preferred, for from ten minutes to one hour in oxygen atmosphere to form a adhesion layer 102 of titanium dioxide that enhances adhesion, and thereby prevent delamination, of following layers.

On the oxidized titanium adhesion layer 100 is sputtered 202 a Platinum bottom electrode layer 104 from 500 to 2500 angstroms thick, with 1000 angstroms thickness preferred for optimum electrode quality. For optimum electrode quality, and optimum quality of following PZT layers, this layer is deposited by DC sputtering with a substrate temperature of 450 to 600 degrees C. For purposes of this application, a noble metal is platinum, iridium, palladium, or another metal largely comprised of an element located in the same region of the periodic table as platinum, iridium, and palladium.

15

20

25

30

Next, one or more layers of lanthanum doped PZT ferroelectric dielectric is depositied. This may be a single layer of thickness about one thousand eight hundred angstroms of PZT, preferably modified with calcium and strontium dopants to obtain desirable electrical properties. Alternatively, a lead-rich, lanthanum doped, PZT ferroelectric thin film 106 of thickness about one hundred fifty angstroms is sputtered 204, preferably lanthanum doped and modified with calcium and strontium dopants. PZT as deposited has lead composition of 1.05 to 1.3 times the stoichiometric ratio for PZT. This lead-rich layer is then topped with a further sputtered 206 bulk PZT layer 108 approximately one thousand six hundred fifty angstroms thick, giving a total PZT thickness of about one thousand eight hundred angstroms. PZT deposition is preferably done by RF sputtering on substrate having a temperature approximately twenty-five degrees C. PZT deposition may also be done by the sol-qel method as described on pages 400-401 of the Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, Tokyo, 1999.

The PZT is next annealed 208 by rapid thermal annealing (RTA) at a temperature between five hundred twenty five and six hundred degrees and preferably about five hundred seventy-five degrees C for from sixty to one hundred twenty seconds, with ninety seconds preferred. This anneal is conducted in a low vacuum, or largely inert gas atmosphere, thereby having less oxygen than ambient air. It is desirable that the atmosphere used for the anneal contain an oxygen partial pressure no more than ten percent of one atmosphere. A mixture of approximately 5% O2 in Argon at atmospheric pressure has been successfully

20

25

This step is referenced herein as a first stage anneal, or a crystalization anneal.

For purposes of this application, the term noble gas is helium, argon, neon, or any other gases having similar properties and similarly situated in the periodic table. The term inert gas comprises any gas that does not significantly chemically react with the surface of an integrated circuit under conditions of the anneal, and includes noble gas. The term low vacuum includes conditions of gas mixtures comprising inert gas, air, and/or oxygen at total pressure significantly less than one atmosphere.

The partially annealed PZT is next capped with a sputtered 210 amorphous Iridium Oxide (IrOx) top 15 'electrode layer 110 of thickness from five hundred to two thousand angstroms, with a preferred thickness of one thousand five hundred angstroms. This electrode is deposited by DC sputtering on a substrate at room temperature. For purposes of this application, a noble metal oxide is an oxide of a noble metal as heretofore defined, including platinum and iridium oxides. Iridium Oxide has been found to be particularly effective as a top electrode layer because the IrOx top electrode layer effectively seals and protects the PZT layer during a second anneal and later processing stages, thereby producing a higher quality PZT layer in finished ferroelectric capacitors than otherwise.

After the top electrode layer 110 is sputtered 30 210, the top electrode layer and underlying PZT are annealed 212 together by rapid thermal anneal at a temperature and for a duration sufficient for grain growth of the PZT to complete. This anneal is performed at a temperature of over six hundred twenty 35 five degrees C, generally being performed between

30

seven hundred and seven hundred fifty degrees C. A temperature of 725 degrees for approximately twenty seconds has produced good results. Anneal times of more than ten seconds are required to avoid excessive variation in the anneal process, and less then forty seconds are preferred as longer anneal is unnecessary. This step is referred to herein as a second anneal, or a grain growth anneal. The second anneal is performed in a gas mixture having an oxygen partial pressure of less than five percent of an atmosphere, and 10 preferably approximately one percent of an atmosphere. This partial pressure is preferably obtained through a mixture of an inert gas and one percent oxygen at room pressure, although it is expected that low vacuum may 15 also be used. The inert gas utilized comprises argon, although it is expected that other inert gas, including the noble gasses neon and helium, may also serve.

In the process of Figure 2, it was found that oxygen present during the second anneal at partial pressures significantly greater than the range specified caused nodules to form on the IrOx top electrode layer. These nodules had potential to interfere with further processing of the device.

It has been observed that the described process results in a well-defined interfaces between the bottom electrode, ferroelectric dielectric, and top electrode layers. In particular, the ferroelectric dielectric layer shows clearly defined grains having a typically columnar structure.

Next, the top electrode and PZT layers are subjected to masking and etching steps 214 to define individual ferroelectric capacitors as known in the art.

20

25

30

35

An etch damage recovery furnace anneal 216, in the temperature range of five hundred to seven hundred degrees C, preferably six hundred fifty degrees C for one hour, is then performed as with a standard FRAM process.

An encapsulation layer 112, which may comprise PZT, aluminum oxide, or other materials as known in the art, is then deposited 218. Processing continues 220 as known in the art to mask and etch the bottom electrode layer, and mask and etch contact holes in the encapsulation layer. Processing is also continued to deposit, mask, and etch the interconnect dielectric, passivation and metalization layers typical of CMOS integrated circuits to interconnect 15 'the resulting ferroelectric capacitors and other components of the circuit to produce a Ferroelectric RAM integrated circuit.

In an alternative process, Figure 3, the initial processing steps of sputtering and oxidizing a adhesion layer 200, sputtering a bottom electrode layer 202, sputtering one or more layers of PZT ferroelectric material 204, performing a first RTA anneal 206, and sputtering an IrOx top electrode layer 208 are identical with the initial processing steps of the process of Figure 2. In this alternate process, the step of sputtering an IrOx top electrode layer 208 is followed not by a second RTA anneal but by the masking and etching steps for defining regions for the top electrode and PZT layers 300. These masking and etching steps are followed by the second RTA anneal 302.

This second RTA anneal 302, or grain grown anneal, anneals the top electrode layer and underlying PZT together by rapid thermal anneal at a temperature and for a duration sufficient for grain growth of the

20

25

30

35

PZT to complete. This anneal is at a temperature of greater than six hundred twenty five degrees C, generally being performed between seven hundred and seven hundred fifty degrees C. A temperature of seven hundred twenty five degrees for approximately twenty seconds has produced good results. Anneal times of more than ten seconds are required to avoid excessive variation in the anneal process, and less then forty seconds are preferred as longer anneal is unnecessary.

With this alternative process of Figure 3 the etch damage recovery anneal 216 of the process of Figure 2 is no longer necessary and may be eliminated. The second RTA anneal 302 is therefore followed by sputtering of the encapsulation layer 304, and 15 'processing continues 306 as with the process of Figure The encapsulation layer may comprise either aluminum oxide or PZT.

In a second alternative process of Figure 4, the initial processing steps of sputtering and oxidizing a adhesion layer 200, sputtering a bottom electrode layer 202, sputtering one or more layers of PZT ferroelectric material 204, performing a first RTA anneal 206, sputtering an IrOx top electrode layer 208, and masking and etching the top electrode and PZT layers are identical with the initial processing steps of the process of Figure 3.

These masking and etching steps are followed by sputter deposition of an encapsulation layer 400 without an intervening anneal, then by the second RTA anneal 402.

This second RTA anneal 402, or grain grown anneal, anneals the top electrode layer and underlying PZT together by rapid thermal anneal at a temperature and for a duration sufficient for grain growth of the PZT to complete. This anneal is at a temperature of

20

25

30

greater than six hundred twenty five degrees C, generally being performed between seven hundred and seven hundred fifty degrees C. A temperature of seven hundred twenty five degrees for approximately twenty seconds has produced good results. Anneal times of more than ten seconds are required to avoid excessive variation in the anneal process, and less then forty seconds are preferred as longer anneal is unnecessary.

With this alternative process of Figure 4 the etch damage recovery anneal 216 of the process of Figure 2 is no longer necessary and is eliminated. The second RTA anneal 402 is followed by masking and etching 404 the encapsulation layer 112 and bottom electrode layer 104. These steps are followed by 15 conventional etch recovery oven anneal 406, and continues with processing of contacts and higher interconnect layers 408 as with the process of Figure 2.

In a third alternative process of Figure 5, the initial processing steps of sputtering and oxidizing a adhesion layer 200, sputtering a bottom electrode layer 202, sputtering one or more layers of PZT ferroelectric material 204, performing a first RTA anneal 206, sputtering an IrOx top electrode layer 208, masking and etching the top electrode and PZT layers 300, and sputtering 400 the encapsulation layer 112 are identical with the initial processing steps of the process of Figure 4.

In the process of Figure 5, the step of sputtering 400 the encapsulation layer 112 is followed by masking and etching 500 of the encapsulation 112 and bottom electrode 104 layers as known in the art.

These masking and etching steps 300 and 500 are followed by the second RTA anneal 502.

This second RTA anneal 502, or grain grown anneal, anneals the top electrode layer and underlying 35

20

25

30

35

PZT together by rapid thermal anneal at a temperature and for a duration sufficient for grain growth of the PZT to complete. This anneal is at a temperature of greater than six hundred twenty five degrees C, generally being performed between seven hundred and seven hundred fifty degrees C. A temperature of seven hundred twenty five degrees for approximately twenty seconds has produced good results. Anneal times of more than ten seconds are required to avoid excessive variation in the anneal process, and less then forty seconds is preferred as longer anneal is unnecessary.

With this alternative process of Figure 5 the etch damage recovery anneal 216 of the process of Figure 2 is no longer necessary and is eliminated. 15 Similarly the etch recovery anneal 406, as required by the processes of Figures 2, 3, and 4 is also not necessary and is eliminated. The second RTA anneal 502 is followed by processing of contacts and higher interconnect layers 504 as with the other alternative processes herein described.

The processes have been described with reference to a platinum electrically conductive bottom electrode layer and an iridium oxide electrically conductive top electrode layer. It is expected that at least some other metallic and nonmetallic electrically conductive substances, including iridium and similar noble metals, may also produce operable ferroelectric capacitor bottom electrodes. Similarly, it is expected that at least some other noble metal oxides may also produce operable ferroelectric capacitor top electrodes. It is required, however, that the bottom and top electrode layers have a melting point greater than the temperatures of the rapid thermal anneal processing steps performed after; these layers are deposited.

The process has been described with reference to sputter deposition of the various layers. It is expected that the process may function with other methods of deposition, including chemical vapor deposition (CVD) or solution chemistry deposition (spin-on) techniques, as appropriate for the various layers and as known in the art.

Rapid thermal anneal (RTA) as used herein is a heat treatment technique that relies on thermally heating at least one surface of an object through exposure to infrared radiation, whether that radiation is produced by heatlamps or by a laser.

While the invention has been particularly shown and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various other changes in the form and details may be made without departing from the spirit and scope of the invention.